

ADS58C28 EVM

This is the user's guide for the ADS58C28 EVM Rev B. The ADS58C28 is a dual channel, 11-bit, 200MSPS analog-to-digital converter. This EVM is specifically suited for interfacing with TI's TSW1200 EVM to capture and display waveforms from the ADC. The EVM schematic, BOM, and layout files can be found in the design package in the ADS58C28 EVM product folder on <u>www.ti.com</u>.

1 Software Control

1.1 Installation Instructions

- Open folder named: ADS58C28_ADS42xx_Installer_vxpx (where xpx represents the latest version)
- Double-click: **setup.exe**
- Follow on-screen instructions to complete GUI installation
 - Wait for "ADS58C28/ADS42xx_ Installer" initializing screen to complete
 - Click "Next" to install files in the default destination directory
 - Select "I accept the License Agreement" and click "Next"
 - Select "Next" on the summary page
 - Wait for files to load and then click "Next"
 - Once all files are installed click "Next"
- If Windows Logo Message window appears, click "Continue Anyway"
- Once installed, launch by clicking on the ADS58C28_ADS42xx_GUI_vxpx program in Start>Texas Instruments ADCs
- When plugging in the USB cable for the first time, you will be prompted to install the USB drivers.
 - On the Welcome to the Found New Hardware Wizard window select "No, not at this time"
 - Select "Install the software automatically" button on the next window
 - Select "Continue Anyway" on the Windows Logo Message window
 - If computer can not find the drivers automatically then you can access them directly in the install directory: C:\Program Files\Texas \Instruments\ADS58C28_ADS42xx\data
 - Click "Finish" once completed

1.2 Software Operation

The software allows full programming control of the ADC device. Figure 1 shows the GUI front panel that has two register tabs: Top Level and Advanced. The Top Level tab provides an interface to the most used registers. The Advanced tab includes less used registers and provides an option to manually input address and data values.




1.2.1 Top Level

ChB:

Strength:

Figure 1 shows the Top Level tab of the register user interface. Below is a brief explanation of the controls. Please refer to the ADS58C28 datasheet for more detailed explanations of the register functions as needed.

- Reset: Device reset, click this switch to reset the device.
- PND Global: Device power down, click this switch on to power down the device.
- Data format: Device output data format, click it to set 2's complement.
- LVDS_CMOS Ctrl: Select this box for LVDS or CMOS output format.
- Digital Funct Ctrl: Enable or disable three digital functions: SNRb/Gain Disable – SNRBoost, gain, test patterns, and offset correction are disabled.
 - SNRb Enable Only SNRBoost is enabled; gain, test patterns and offset correction are disabled.
 - SNRb/Gain Enable SNRBoost, gain, test patterns, offset correction are enabled.
- Gain_chA: Set this box for gain of channel A.
- Gain_chB: Set this box for gain of channel B.
- Test Pattern: Select device test pattern.
- High Perf Mode: High performance mode enable or disable.
- High Freq Mode High frequency Mode enable for channel A. ChA:
- High Freq Mode High frequency Mode enable for channel B. ChB:
- Low Speed Mode Low speed mode enable or disable. En:
- Low Speed Mode Low speed mode for channel A. ChA:
- Low Speed Mode Low speed mode for channel B.
- LVDS Data Set the data strength from this switch. Strength:
- LVDS Clkout Set the output clock strength from this switch.
- CMOS Clk Strength: Set CMOS output clock strength from this switch.
- SNRBoost ChA: SNRBoost enable or disable for channel A.
- SNRBoost ChB: SNRBoost enable or disable for channel B.
- SNRBoost Filter Select SNRBoost filter for channel A. ChA:
- SNRBoost Filter Select SNRBoost filter for channel B. ChB⁻








Figure 1. ADS58C28_ADS42xx_GUI Front Panel – Top Level

1.2.2 Advanced Level

Click on "Advanced" tab on the GUI to bring the advanced panel to the front. On this panel user can write address and data of any register into the address/data boxes (as shown in Figure 2, "45" is address and "4" is data). Press Enter on the key board once data is entered or click "Send All" button on the GUI to send address and data from the boxes to ADC. The address and data are shown in the display box located at right side of the panel. In addition, there is group of switches used for output offset functions, SNRBoost pin overwrite, and a group of LEDs used to designate a custom test pattern.

TEXAS INST	Device Selection	AD558C28	00020/-	2xx EVM Version 1.2 Reset USB Port		
p Level Advanced Offset Corr Time Const 0 0 Override SNRB Pins 0 OFF Bypass Offset Corr 0 OFF Freeze Offset Corr 0 OFF Custom Pattern 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Offset Pedes Offset Pedes	tal CHA 👌 0		45 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	45 x04	Exit
Read All Load Regs Save Regs						

Figure 2. ADS58C28_ADS42xx_GUI – Advanced Level

1.2.3 Register Control

- Send All: Sends all the register configurations on the panel to the device
- Read All: Not active
- Save Regs: Saves the register configuration to text file
- Load Regs: Loads a register file from a text file. After load register the relative switches and selecting boxes are automatically updated.
 - Select Load Regs button.
 - Double click on the desired register file.
 - Click on Send All to ensure all of the values are loaded properly.

1.2.4 Misc Settings

- Device Selection: Select ADS58C28 for proper operation
- Reset USB: Toggle this button if the USB port is not responding. This generates a new USB handle address.
- Show USB Port: Allows user to change USB port configuration. Default setting is appropriate for the EVM RevB.
- Exit: Stops the program



2 Basic Test Procedure

This section outlines the basic test procedure for testing the EVM.

2.1 Test Block Diagram

The test set-up for general testing of the ADS58C28 with the TSW1200 capture card is shown in Figure 3.




Figure 3. Test Set-up Block Diagram

2.2 Verify Board Set-up

Verify jumper settings are in the correct position as outlined in Table 1.

Jumper	Default position	Function
JP15	Short 1–2	DC supply
JP16	Short 1–2	DC supply
JP17	Short 2–3	DC supply, LDO
JP19	Short 2–3	DC supply, LDO
JP28	Short 2–3	DC supply, LDO
JP29	Short 2–3	DC supply, LDO
JP26	Open	DC supply for ext buffer
JP27	Open	DC supply for ext buffer
JP3	Short 2–3	OPA power down
JP4	Short 2–3	OPA power down
JP22	Open	SDOUT to FPGA
JP20	Short 1–2	CDC
JP21	Short 1–2	CDC
J14	Short 1–2	CDC power down
J18	Open	CDC, VCXO
JP8	Short 2–3	ADC SCLK for SPI
JP9	Short 2–3	ADC SDATA for SPI
JP10	Short 2–3	ADC SEN for SPI
JP11	Short 2–3	ADC for SPI, also reset
JP12	Short 1–2	ADC Low speed mode disable
JP13	Open	
JP14	Short 7 - 8	ADC 2's complement, DDR LVDS

Jumper	Default position	Function
JP5	Short 1 - 2	ADC CTRL3, normal operation
JP6	Short 1 - 2	ADC CTRL2, normal operation
JP7	Short 1 - 2	ADC CTRL1, normal operation
JP 18	Short 1 - 2	Ext Buffer
JP 23	Short 1 - 2	Ext Buffer
JP 24	Short 1 - 2	Ext Buffer
JP 25	Short 1 - 2	Ext Buffer

Table 1. Default ADS58C28/42xx EVM Rev B Jumper setting for serial interface (continued)

Table 2. Parallel interface with Pin Control of ADS58C28/42xx EVM Rev B Jumper Setting

Jumper	Position	Function
JP8	Short 1 - 2	ADC SCLK for parallel control
JP9	Short 1 - 2	ADC SDATA for parallel control
JP10	Short 1 - 2	ADC SEN for parallel control
JP11	Short 1 - 2	ADC parallel control

2.3 Test Set-up Connections

- Connect ADS58C28 EVM to TSW1200 EVM
- Connect 5V power to banana jack at J10; connect ground to J12
- Connect USB cable to programming computer at J17
- Connect USB and power supply jack to TSW1200
- Connect Clock signal through appropriate BPF to J19
- Connect input signal through appropriate BPF to J6 or J3

2.4 TSW1200 Quick Start Operation

Reference the TSW1200 User's Guide for more detailed explanation of the TSW1200 set-up and operation. This document assumes the TSW1200 software is installed and functioning properly. The front panel of the TSW1200 is shown in Figure 4. The following configuration needs to be changed from the default settings

- Jumper setting on TSW1200 board Set J11 (2-3) High, J10 (1-2) Low for LVDS DDR data input (default) Set J11 (2-1) Low, J10 (1-2) Low for 1-wire serial data input
- Select ADS58C28 device name from the TI ADC Selection pull-down menu
 - If this option is not available then download the latest ADS58C28.ini file from the product folder of the TSW1200 at <u>www.ti.com</u>
 - Place updated *.ini files in the TSW1200 product directory located at C:\Program Files\Texas Instruments\TSW1200\ADC Files
- Select Single Tone FFT from the Test pull-down menu
- Select Data Capture Option>Capture Options>Two's Complement Mode to set data format
- Select the desired channel (i.e., Channel A or B) from the Channel Display pull-down menu
- Change ADC sampling rate to desired value (i.e., 200 MHz)
- Change input frequency to desired value (i.e., 140 MHz or other)
- Press Ctrl-Shift-I to reset the software as needed
- Verify status display in lower left has no errors
- Press Capture button to initiate a data capture



e Instrument Options Dat	a Captu	re options Sing	le Tone	Help																				
TI ADC Selection Te:			Captur	e Data	_ [Extern	al Trigge	r).	Display	Channe			Window											
ADS58C28 🔽 Sir	ngle Ton	ie FFT 🗸 🗸	Ca	pture		Contin	uous cap	ture	Chan	nel A		×	Recta	ngular	*									
Single Tone Test Setup																								
ADC Sampling Rate (Fs)		AD558C28 Sing	e Tone F	FT Pla	t - Recta	ngular 1	0/20/201	0 - 5:3	13:00 PM	1 - S/N: !	9													
200M		0.0-					_	_	-		-	-		-	-	_	_	_	_	2	+		Value	Unit
ADC Input Frequency (Fc)																				1		AC Results SNR	Inf	dBFS
140.02685547M		-10.0-																			1	SINAD	Inf	dBFS
		-20.0-																				SFDR	0.00	dBc
FT Record Length (Ns)		-20.0-1																				SFDR w/o 2.3	0.00	dBc
16384 💌		-30.0-																				THD	6.02	dBFS
-Auto Calculation of		-30.0-																				ENOB	Inf	bits
Auto Calculation of Coherent Input Frequency	y	-40.0-																				Time Domain		
		10.0																				Min	0	Codes
		-50.0-																				Max	0	Codes
		-50.0																				St. Dev.	0.00	Codes
		-60.0-																				Mean	NaN	Codes
		또 왕																				Signal Carrier Freq.	140,03	MHz
		+ -70.0-																			-	Carrier Amp.	0.00	dBFS
																						Distortion	0.00	0015
- Bin		-80.0-																				HD2	0.00	dBc
14																						HD3	0.00	dBc
Y		-90.0-																			- 1	HD4	0.00	dBc
Therese																						HD5	0.00	dBc
TEXAS		-100.0 -																			-1	Marker #1	0.00	dBc
INSTRUMENTS	S																					RMS Noise	NaN	dBFS
		-110.0-																				ADC Setup		100
SW1200 found on COM28	~																					FFT Length Sample Rate	0 200.000	points MSPS
it-wise DDR - 2 channel		-120.0 -																			1	BW Start	0.000	Hz
irmware Type =1 irmware Ver= 1.6																						BW End	100.000	MHz
oftware Version = 2.6		-130.0-	4	, du	in a		-	artes	, che	and a	rin .	1	che e			-		-	and	andre				
		0	5M	1014	15M 20	im 25h	1 30M	35M	40M		SOM ! ency (H		60M 6	311 71	111	75M	MUS	Mea	SUM	APM	1001			
		-								riedu	wey (n	-/												

Figure 4. TSW1200 GUI

2.5 ADS58C28 Test Procedure

- Switch on 5V power supply on ADC EVM. Verify source current is about 310 mA ± 20 mA with clock and TSW1200 connected at EVM default (i.e., connected at 200MHz).
- Connect clock signal at J19 through an appropriate BPF.
 - Adjust the signal generator amplitude output 0.6Vrms to provide approximately 0.8 Vpp at J19 through a BPF with about 5 dB attenuation plus cable losses.
 - Use a high quality, low phase noise generator for this input to ensure proper device evaluation.
- Connect input signal through an appropriate BPF at either J6 or J3 (Channel A or B, i.e., 140MHz).
 - Adjust frequency of generator to match the coherent frequency displayed in the TSW1200 GUI.
 - Select the proper Display Channel on the TSW1200 GUI software that corresponds to the input connection.
 - Adjust the signal generator amplitude output to achieve –1 dBFS on FFT plot at the "Carrier Amp" indicator.
 - Use a high quality, low phase noise generator for this input to ensure proper device evaluation.
- Enable SNR Boost (if desired) through either hardware or software.
 - Hardware enable by CTRL pins JP5, JP6 and JP7
 - Set Digital Funct Ctrl to "SNRb/Gain Disable"
 - Select desired SNRBoost Filter Chx register
 - Set Digital Funct Ctrl to "SNRb Enable Only"
 - Set hardware pins at jumper JP5 and JP6 to High (short 2–3), set JP7 to LOW (short 1–2) to enable SNRBoost.
 - See table 8 in <u>SBAS509</u> datasheet for other hardware control options
 - Software enable by setting the GUI registers only
 - Set Digital Funct Ctrl to "SNRb/Gain Disable"
 - Set desired SNRBoost filter for Chx
 - Set Digital Funct Ctrl to "SNRb Enable Only"
 - Set Override SNRb Pins to "On" in Advanced panel
 - Set SNRBoost ChA and ChB to "On" in Top Level panel
- Initiate a capture by pressing the Capture button on the TSW1200 GUI



Optional Configurations

2.6 ADS58C28 Performance Results

Figure 5 shows the performance results with the SNR Boost disabled at 200 MSPS clock frequency and with a 140 MHz input tone. Figure 6 shows the same set-up with SNR Boost enabled using a filter register setting of 40 (BW = $60 \times Fs/184$ MHz; CF = $46 \times Fs/184$ MHz) corresponding roughly to 60 MHz of BW for the given clocking rate. ADC calculations related to SNR and SFDR are completed over this specified bandwidth by adjusting the cursor bandwidth on the TSW1200 GUI.




Figure 5. FFT Plot: 200 MHz Clock, 140 MHz input; SNRBOOST Disable




Figure 6. FFT Plot: 200 MHz clock, 140 MHz input; SNRBOOST Enabled with Filter #40 (BW 60MHz)

3 Optional Configurations

3.1 THS4509 Input Op-Amp Configuration

The default analog input configuration is transformer coupling through T1 and T2 for channel A, and T3 and T4 for channel B. The optional configuration for analog input is through an Op-Amp THS4509. The changes required to modify the transformer coupled input to the OPA-driven input are shown in Table 3.

Jumpers or 0 Ω	Transformer-coupled input (default)	OPA-driven input
R119	Install	Do not install
R123	Install	Do not install
R120	Do not install	install
R129	Do not install	install
R143	Install	Do not install
R141	Install	Do not install
R131	Do not install	Install
R132	Do not install	Install
R93	Install	Do not install
R94	Install	Do not install
R95	Do not install	Install
R96	Do not install	Install
R97	Install	Do not install
R98	Install	Do not install
R99	Do not install	Install
R114	Do not install	Install
SJP3	Shunt 2 - 3, default	Shunt 1-2
SJP4	Shunt 2 - 3, default	Shunt 1-2

Table 3. Jumper Setting for Transformer-Coupled or OPA-Driven Input

J11 and J13 are the power supply for THS4509. An on-board layout option for a LPF or BPF is available between the amplifier and the ADC. By default the filter is bypassed to allow the user flexibility to design according to desired specifications.

3.2 On-board CDC72010 Clock

The default clock input configuration is 1:4 transformer coupling through T6. The optional configuration is through clock driver CDC72010. The changes required to modify the transformer coupled clock input to clock driver input are shown in Table 4.

Jumper	Transformer-coupled (Default)	CDC72010	
J14	shunt	open	
JP20	Shunt 1-2	Shunt 1-2	
JP21	Shunt 1-2	Shunt 1-2	
J18	open	open	
R121	0 ohm	DNI	
R122	DNI	0 ohm	
SJP7	Short 1-2	Short 3-4	
SJP6	Short 3-4	Short 5-6	

Table 4. Jumper Setting for Transformer-Coupled or CDC72010 Input

The on-board layout is available for the option of VCXO and crystal BPF. The CDCE72010 comes with a default configuration (please see CDCE72010 data sheet for details about device default configuration). With a 10MHz primary reference at J19 and a 983.04 MHz VCXO on-board the CDC outputs a LVCMOS clock at U0P (pin7) at 245.76MHz. With a 491.52 MHz VCXO the CDC outputs a LVCMOS clock at U0P at 122.88MHz. The clock goes through an on-board crystal BPF (Y0) and is used as the input clock to the ADC through SJP6.

3.3 Parallel CMOS Output

The default ADC output is configured as DDR LVDS output on the EVM. The layout provides an option of 1.8V parallel CMOS output from the ADC. The changes required to modify from DDR LVDS output to parallel CMOS output are shown in Table 5.



Optional Configurations

www.ti.com

Table 5. Jumper/Component Setting for DDR LVDS Output and Parallel CMOS Output

Jumper/Component	DDR LVDS output	Parallel CMOS	
U12 (SN74AVC16T245)	DNI	Installed	
U13 (SN74AVC16T245)	DNI	Installed	
RN5 to RN8	Installed	DNI	
RN9 to RN12	Installed	DNI	
JP26	Open	Shunt	
JP27	Open	Shunt	

The CMOS output data is output from the EVM board at 40-pin connectors J1 (ch A) and J2 (ch B).

Evaluation Board/Kit Important Notice

Texas Instruments (TI) provides the enclosed product(s) under the following conditions:

This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including product safety and environmental measures typically found in end products that incorporate such semiconductor components or circuit boards. This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and therefore may not meet the technical requirements of these directives or other related directives.

Should this evaluation board/kit not meet the specifications indicated in the User's Guide, the board/kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE.

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user indemnifies TI from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge.

EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.

TI currently deals with a variety of customers for products, and therefore our arrangement with the user is not exclusive.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein.

Please read the User's Guide and, specifically, the Warnings and Restrictions notice in the User's Guide prior to handling the product. This notice contains important safety information about temperatures and voltages. For additional information on TI's environmental and/or safety programs, please contact the TI application engineer or visit www.ti.com/esh.

No license is granted under any patent right or other intellectual property right of TI covering or relating to any machine, process, or combination in which such TI products or services might be or are used.

FCC Warning

This evaluation board/kit is intended for use for **ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY** and is not considered by TI to be a finished end-product fit for general consumer use. It generates, uses, and can radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment in other environments may cause interference with radio communications, in which case the user at his own expense will be required to take whatever measures may be required to correct this interference.

EVM Warnings and Restrictions

It is important to operate this EVM within the input voltage range of -0.3 V to 1.9 V and the output voltage range of -0.3 V to 2.1 V

Exceeding the specified input range may cause unexpected operation and/or irreversible damage to the EVM. If there are questions concerning the input range, please contact a TI field representative prior to connecting the input power.

Applying loads outside of the specified output range may result in unintended operation and/or possible permanent damage to the EVM. Please consult the EVM User's Guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative.

During normal operation, some circuit components may have case temperatures greater than 50° C. The EVM is designed to operate properly with certain components above 25° C as long as the input and output ranges are maintained. These components include but are not limited to linear regulators, switching transistors, pass transistors, and current sense resistors. These types of devices can be identified using the EVM schematic located in the EVM User's Guide. When placing measurement probes near these devices during operation, please be aware that these devices may be very warm to the touch.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated